Intel Xeon Phi Coprocessor High Performance Programming

Authors Jim Jeffers and James Reinders spent two years helping educate customers about the prototype and pre-production hardware before Intel introduced the first Intel Xeon Phi coprocessor. They have distilled their own experiences coupled with insights from many expert customers, Intel Field Engineers, Application Engineers and Technical Consulting Engineers, to create this authoritative first book on the essentials of programming for this new architecture and these new products. This book is useful even before you ever touch a system with an Intel Xeon Phi coprocessor. To ensure that your applications run at maximum efficiency, the authors emphasize key techniques for programming any modern parallel computing system whether based on Intel Xeon processors, Intel Xeon Phi coprocessors, or other high performance microprocessors. Applying these techniques will generally increase your program performance on any system, and better prepare you for Intel Xeon Phi coprocessors and the Intel MIC architecture. It offers a practical guide to the essentials of the Intel Xeon Phi coprocessor. It presents best practices for portable, high-performance computing and a familiar and proven threaded, scalar-vector programming model. It includes simple but informative code examples that explain the unique aspects of this new highly parallel and high performance computational product. It covers wide vectors, many cores, many threads and high bandwidth cache/memory architecture.