Just as the Title

To read this book, you should have basic knowledge of Verilog. There are many examples in this book, very easy to understand.

It's an introduction book for SystemVerilog Verification. If you want learn the language in depth, go IEEE1800 or VMM.

You should practice after read this book, or you will forget most of it soon.